Variability-aware task mapping strategies for many-cores processor chips.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/iolts/ChaixBNZ11
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/iolts/ChaixBNZ11
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fabien_Chaix
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gilles_Bizot
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Michael_Nicolaidis
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Nacer-Eddine_Zergainoh
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FIOLTS.2011.5993811
>
foaf:
homepage
<
https://doi.org/10.1109/IOLTS.2011.5993811
>
dc:
identifier
DBLP conf/iolts/ChaixBNZ11
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FIOLTS.2011.5993811
(xsd:string)
dcterms:
issued
2011
(xsd:gYear)
rdfs:
label
Variability-aware task mapping strategies for many-cores processor chips.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fabien_Chaix
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gilles_Bizot
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Michael_Nicolaidis
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Nacer-Eddine_Zergainoh
>
swrc:
pages
55-60
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/iolts/2011
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/iolts/ChaixBNZ11/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/iolts/ChaixBNZ11
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/iolts/iolts2011.html#ChaixBNZ11
>
rdfs:
seeAlso
<
https://doi.org/10.1109/IOLTS.2011.5993811
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/iolts
>
dc:
title
Variability-aware task mapping strategies for many-cores processor chips.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document