An Integrated FPGA Design Framework: Custom Designed FPGA Platform and Application Mapping Toolset Development.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ipps/KalenteridisPSTKPNSST04
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ipps/KalenteridisPSTKPNSST04
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Adonios_Thanailakis
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/D._J._Soudris
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/George_Koutroumpezis
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Haroula_Pournara
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ilias_Pappas_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Konstantinos_Tatas
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kostas_Siozios
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Spiridon_Nikolaidis_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Stilianos_Siskos
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Vasilios_Kalenteridis
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FIPDPS.2004.1303112
>
foaf:
homepage
<
https://doi.org/10.1109/IPDPS.2004.1303112
>
dc:
identifier
DBLP conf/ipps/KalenteridisPSTKPNSST04
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FIPDPS.2004.1303112
(xsd:string)
dcterms:
issued
2004
(xsd:gYear)
rdfs:
label
An Integrated FPGA Design Framework: Custom Designed FPGA Platform and Application Mapping Toolset Development.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Adonios_Thanailakis
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/D._J._Soudris
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/George_Koutroumpezis
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Haroula_Pournara
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ilias_Pappas_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Konstantinos_Tatas
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kostas_Siozios
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Spiridon_Nikolaidis_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Stilianos_Siskos
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Vasilios_Kalenteridis
>
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ipps/2004
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ipps/KalenteridisPSTKPNSST04/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ipps/KalenteridisPSTKPNSST04
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ipps/ipdps2004-w3.html#KalenteridisPSTKPNSST04
>
rdfs:
seeAlso
<
https://doi.org/10.1109/IPDPS.2004.1303112
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ipps
>
dc:
subject
Low Power FPGA interconnect architecture, CLB Architecture, Graphical User Interface
(xsd:string)
dc:
title
An Integrated FPGA Design Framework: Custom Designed FPGA Platform and Application Mapping Toolset Development.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document