Design of Cache Memories for Multi-Threaded Dataflow Architecture.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/isca/KaviHPAS95
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/isca/KaviHPAS95
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ali_R._Hurson
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Elizabeth_Abraham
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Krishna_M._Kavi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Phenil_Patadia
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ponnarasu_Shanmugam
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F223982.224436
>
foaf:
homepage
<
https://doi.org/10.1145/223982.224436
>
dc:
identifier
DBLP conf/isca/KaviHPAS95
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F223982.224436
(xsd:string)
dcterms:
issued
1995
(xsd:gYear)
rdfs:
label
Design of Cache Memories for Multi-Threaded Dataflow Architecture.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ali_R._Hurson
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Elizabeth_Abraham
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Krishna_M._Kavi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Phenil_Patadia
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ponnarasu_Shanmugam
>
swrc:
pages
253-264
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/isca/1995
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/isca/KaviHPAS95/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/isca/KaviHPAS95
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/isca/isca95.html#KaviHPAS95
>
rdfs:
seeAlso
<
https://doi.org/10.1145/223982.224436
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/isca
>
dc:
title
Design of Cache Memories for Multi-Threaded Dataflow Architecture.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document