A new compiler-directed cache coherence scheme for shared memory multiprocessors with fast and parallel explicit invalidation.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/isca/LouriS92
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/isca/LouriS92
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ahmed_Louri
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hongki_Sung
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F146628.140426
>
foaf:
homepage
<
https://doi.org/10.1145/146628.140426
>
dc:
identifier
DBLP conf/isca/LouriS92
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F146628.140426
(xsd:string)
dcterms:
issued
1992
(xsd:gYear)
rdfs:
label
A new compiler-directed cache coherence scheme for shared memory multiprocessors with fast and parallel explicit invalidation.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ahmed_Louri
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hongki_Sung
>
swrc:
pages
428
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/isca/1992
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/isca/LouriS92/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/isca/LouriS92
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/isca/isca92.html#LouriS92
>
rdfs:
seeAlso
<
https://doi.org/10.1145/146628.140426
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/isca
>
dc:
title
A new compiler-directed cache coherence scheme for shared memory multiprocessors with fast and parallel explicit invalidation.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document