Post-silicon CPU adaptation made practical using machine learning.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/isca/TarsaCSCGSLCSW19
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/isca/TarsaCSCGSLCSW19
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chit-Kwan_Lin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gautham_N._Chinya
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hong_Wang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jayesh_Gaur
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Julien_Sebot
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Karthik_Sankaranarayanan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Rangeen_Basu_Roy_Chowdhury
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Robert_Chappell
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ronak_Singhal
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Stephen_J._Tarsa
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F3307650.3322267
>
foaf:
homepage
<
https://doi.org/10.1145/3307650.3322267
>
dc:
identifier
DBLP conf/isca/TarsaCSCGSLCSW19
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F3307650.3322267
(xsd:string)
dcterms:
issued
2019
(xsd:gYear)
rdfs:
label
Post-silicon CPU adaptation made practical using machine learning.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chit-Kwan_Lin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gautham_N._Chinya
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hong_Wang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jayesh_Gaur
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Julien_Sebot
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Karthik_Sankaranarayanan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Rangeen_Basu_Roy_Chowdhury
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Robert_Chappell
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ronak_Singhal
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Stephen_J._Tarsa
>
swrc:
pages
14-26
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/isca/2019
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/isca/TarsaCSCGSLCSW19/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/isca/TarsaCSCGSLCSW19
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/isca/isca2019.html#TarsaCSCGSLCSW19
>
rdfs:
seeAlso
<
https://doi.org/10.1145/3307650.3322267
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/isca
>
dc:
title
Post-silicon CPU adaptation made practical using machine learning.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document