Scalable Gate-Level Models for Power and Timing Analysis.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/iscas/BadarogluPWDGM07
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/iscas/BadarogluPWDGM07
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Geert_Van_der_Plas
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Georges_G._E._Gielen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hugo_De_Man
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mustafa_Badaroglu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Piet_Wambacq
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/St%E2%88%9A%C2%A9phane_Donnay
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISCAS.2007.377865
>
foaf:
homepage
<
https://doi.org/10.1109/ISCAS.2007.377865
>
dc:
identifier
DBLP conf/iscas/BadarogluPWDGM07
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISCAS.2007.377865
(xsd:string)
dcterms:
issued
2007
(xsd:gYear)
rdfs:
label
Scalable Gate-Level Models for Power and Timing Analysis.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Geert_Van_der_Plas
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Georges_G._E._Gielen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hugo_De_Man
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mustafa_Badaroglu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Piet_Wambacq
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/St%E2%88%9A%C2%A9phane_Donnay
>
swrc:
pages
2938-2941
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/iscas/2007
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/iscas/BadarogluPWDGM07/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/iscas/BadarogluPWDGM07
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/iscas/iscas2007.html#BadarogluPWDGM07
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISCAS.2007.377865
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/iscas
>
dc:
title
Scalable Gate-Level Models for Power and Timing Analysis.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document