Process Variation Compensation of a 2.4GHz LNA in 0.18um CMOS Using Digitally Switchable Capacitance.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/iscas/CuiCLZLWC07
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/iscas/CuiCLZLWC07
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Baoyong_Chi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Minjie_Liu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Patrick_Chiang_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yike_Cui
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yongming_Li_0004
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yulei_Zhang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhihua_Wang_0001
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISCAS.2007.377838
>
foaf:
homepage
<
https://doi.org/10.1109/ISCAS.2007.377838
>
dc:
identifier
DBLP conf/iscas/CuiCLZLWC07
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISCAS.2007.377838
(xsd:string)
dcterms:
issued
2007
(xsd:gYear)
rdfs:
label
Process Variation Compensation of a 2.4GHz LNA in 0.18um CMOS Using Digitally Switchable Capacitance.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Baoyong_Chi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Minjie_Liu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Patrick_Chiang_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yike_Cui
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yongming_Li_0004
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yulei_Zhang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhihua_Wang_0001
>
swrc:
pages
2562-2565
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/iscas/2007
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/iscas/CuiCLZLWC07/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/iscas/CuiCLZLWC07
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/iscas/iscas2007.html#CuiCLZLWC07
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISCAS.2007.377838
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/iscas
>
dc:
title
Process Variation Compensation of a 2.4GHz LNA in 0.18um CMOS Using Digitally Switchable Capacitance.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document