Multi-threshold dual-spacer dual-rail delay-insensitive logic: An improved IC design methodology for side channel attack mitigation.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/iscas/HabimanaSD16
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/iscas/HabimanaSD16
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Francis_Sabado
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jean_Pierre_T._Habimana
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jia_Di
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISCAS.2016.7527349
>
foaf:
homepage
<
https://doi.org/10.1109/ISCAS.2016.7527349
>
dc:
identifier
DBLP conf/iscas/HabimanaSD16
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISCAS.2016.7527349
(xsd:string)
dcterms:
issued
2016
(xsd:gYear)
rdfs:
label
Multi-threshold dual-spacer dual-rail delay-insensitive logic: An improved IC design methodology for side channel attack mitigation.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Francis_Sabado
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jean_Pierre_T._Habimana
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jia_Di
>
swrc:
pages
750-753
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/iscas/2016
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/iscas/HabimanaSD16/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/iscas/HabimanaSD16
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/iscas/iscas2016.html#HabimanaSD16
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISCAS.2016.7527349
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/iscas
>
dc:
title
Multi-threshold dual-spacer dual-rail delay-insensitive logic: An improved IC design methodology for side channel attack mitigation.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document