[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/iscas/Hanyu13>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Takahiro_Hanyu>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FISCAS.2013.6571796>
foaf:homepage <https://doi.org/10.1109/ISCAS.2013.6571796>
dc:identifier DBLP conf/iscas/Hanyu13 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FISCAS.2013.6571796 (xsd:string)
dcterms:issued 2013 (xsd:gYear)
rdfs:label Challenge of MTJ/MOS-hybrid logic-in-memory architecture for nonvolatile VLSI processor. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Takahiro_Hanyu>
swrc:pages 117-120 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/iscas/2013>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/iscas/Hanyu13/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/iscas/Hanyu13>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/iscas/iscas2013.html#Hanyu13>
rdfs:seeAlso <https://doi.org/10.1109/ISCAS.2013.6571796>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/iscas>
dc:title Challenge of MTJ/MOS-hybrid logic-in-memory architecture for nonvolatile VLSI processor. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document