[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/iscas/KimKKKKKLLPSS18>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Ah-Reum_Kim>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Chunghee_Kim>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Daeseong_Lee>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Dong-Yeop_Kim>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Hyun_Lee>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Jae_Cheol_Son>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Jong-Woo_Kim>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Jungyul_Pyo>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Min-Su_Kim>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Yong-geol_Kim>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Youngmin_Shin>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FISCAS.2018.8351444>
foaf:homepage <https://doi.org/10.1109/ISCAS.2018.8351444>
dc:identifier DBLP conf/iscas/KimKKKKKLLPSS18 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FISCAS.2018.8351444 (xsd:string)
dcterms:issued 2018 (xsd:gYear)
rdfs:label Contention-Free High-Speed Clock-Gate based on Set/Reset Latch for Wide Voltage Scaling. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Ah-Reum_Kim>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Chunghee_Kim>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Daeseong_Lee>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Dong-Yeop_Kim>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Hyun_Lee>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Jae_Cheol_Son>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Jong-Woo_Kim>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Jungyul_Pyo>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Min-Su_Kim>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Yong-geol_Kim>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Youngmin_Shin>
swrc:pages 1-5 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/iscas/2018>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/iscas/KimKKKKKLLPSS18/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/iscas/KimKKKKKLLPSS18>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/iscas/iscas2018.html#KimKKKKKLLPSS18>
rdfs:seeAlso <https://doi.org/10.1109/ISCAS.2018.8351444>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/iscas>
dc:title Contention-Free High-Speed Clock-Gate based on Set/Reset Latch for Wide Voltage Scaling. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document