180.5Mbps-8Gbps DLL-based clock and data recovery circuit with low jitter performance.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/iscas/LiuWJZ15
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/iscas/LiuWJZ15
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Song_Jia
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xing_Zhang_0002
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yuan_Wang_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yuequan_Liu
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISCAS.2015.7168903
>
foaf:
homepage
<
https://doi.org/10.1109/ISCAS.2015.7168903
>
dc:
identifier
DBLP conf/iscas/LiuWJZ15
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISCAS.2015.7168903
(xsd:string)
dcterms:
issued
2015
(xsd:gYear)
rdfs:
label
180.5Mbps-8Gbps DLL-based clock and data recovery circuit with low jitter performance.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Song_Jia
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xing_Zhang_0002
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yuan_Wang_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yuequan_Liu
>
swrc:
pages
1394-1397
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/iscas/2015
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/iscas/LiuWJZ15/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/iscas/LiuWJZ15
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/iscas/iscas2015.html#LiuWJZ15
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISCAS.2015.7168903
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/iscas
>
dc:
title
180.5Mbps-8Gbps DLL-based clock and data recovery circuit with low jitter performance.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document