[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/iscas/LopezDRK02>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Gin%E2%88%9A%C2%A9s_Dom%E2%88%9A%C2%A9nech>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/J._A._L%E2%88%9A%E2%89%A5pez>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/R._Ruiz>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Tom_J._Kazmierski>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FISCAS.2002.1010392>
foaf:homepage <https://doi.org/10.1109/ISCAS.2002.1010392>
dc:identifier DBLP conf/iscas/LopezDRK02 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FISCAS.2002.1010392 (xsd:string)
dcterms:issued 2002 (xsd:gYear)
rdfs:label Automated high level synthesis of hardware building blocks present in ART-based neural networks, from VHDL-AMS descriptions. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Gin%E2%88%9A%C2%A9s_Dom%E2%88%9A%C2%A9nech>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/J._A._L%E2%88%9A%E2%89%A5pez>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/R._Ruiz>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Tom_J._Kazmierski>
swrc:pages 77-80 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/iscas/2002>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/iscas/LopezDRK02/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/iscas/LopezDRK02>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/iscas/iscas2002-4.html#LopezDRK02>
rdfs:seeAlso <https://doi.org/10.1109/ISCAS.2002.1010392>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/iscas>
dc:title Automated high level synthesis of hardware building blocks present in ART-based neural networks, from VHDL-AMS descriptions. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document