Design of a Low Jitter Multi-Phase Realigned PLL in submicronic CMOS technology.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/iscas/RoubadiaAC07
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/iscas/RoubadiaAC07
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Guy_Cath%E2%88%9A%C2%A9bras
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/R%E2%88%9A%C2%A9gis_Roubadia
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sami_Ajram
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISCAS.2007.378744
>
foaf:
homepage
<
https://doi.org/10.1109/ISCAS.2007.378744
>
dc:
identifier
DBLP conf/iscas/RoubadiaAC07
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISCAS.2007.378744
(xsd:string)
dcterms:
issued
2007
(xsd:gYear)
rdfs:
label
Design of a Low Jitter Multi-Phase Realigned PLL in submicronic CMOS technology.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Guy_Cath%E2%88%9A%C2%A9bras
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/R%E2%88%9A%C2%A9gis_Roubadia
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sami_Ajram
>
swrc:
pages
2490-2493
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/iscas/2007
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/iscas/RoubadiaAC07/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/iscas/RoubadiaAC07
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/iscas/iscas2007.html#RoubadiaAC07
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISCAS.2007.378744
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/iscas
>
dc:
title
Design of a Low Jitter Multi-Phase Realigned PLL in submicronic CMOS technology.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document