A 28 GHz 8-Bit Calibration-Free LO-Path Phase Shifter using Transformer-Based Vector Summing Topology in 40 nm CMOS.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/iscas/ShenLJTLHLL19
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/iscas/ShenLJTLHLL19
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Haoyun_Jiang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Heyi_Li
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Huailin_Liao
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Junhua_Liu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xiucheng_Hao
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yi_Tan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zexue_Liu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhengkun_Shen
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISCAS.2019.8702632
>
foaf:
homepage
<
https://doi.org/10.1109/ISCAS.2019.8702632
>
dc:
identifier
DBLP conf/iscas/ShenLJTLHLL19
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISCAS.2019.8702632
(xsd:string)
dcterms:
issued
2019
(xsd:gYear)
rdfs:
label
A 28 GHz 8-Bit Calibration-Free LO-Path Phase Shifter using Transformer-Based Vector Summing Topology in 40 nm CMOS.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Haoyun_Jiang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Heyi_Li
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Huailin_Liao
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Junhua_Liu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xiucheng_Hao
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yi_Tan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zexue_Liu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhengkun_Shen
>
swrc:
pages
1-5
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/iscas/2019
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/iscas/ShenLJTLHLL19/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/iscas/ShenLJTLHLL19
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/iscas/iscas2019.html#ShenLJTLHLL19
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISCAS.2019.8702632
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/iscas
>
dc:
title
A 28 GHz 8-Bit Calibration-Free LO-Path Phase Shifter using Transformer-Based Vector Summing Topology in 40 nm CMOS.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document