RLCSYN: RLC Equivalent Circuit Synthesis for Structure-Preserved Reduced-order Model of Interconnect.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/iscas/YangZSZ07
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/iscas/YangZSZ07
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Dian_Zhou
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fan_Yang_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xuan_Zeng_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yangfeng_Su
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISCAS.2007.378521
>
foaf:
homepage
<
https://doi.org/10.1109/ISCAS.2007.378521
>
dc:
identifier
DBLP conf/iscas/YangZSZ07
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISCAS.2007.378521
(xsd:string)
dcterms:
issued
2007
(xsd:gYear)
rdfs:
label
RLCSYN: RLC Equivalent Circuit Synthesis for Structure-Preserved Reduced-order Model of Interconnect.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Dian_Zhou
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fan_Yang_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xuan_Zeng_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yangfeng_Su
>
swrc:
pages
2710-2713
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/iscas/2007
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/iscas/YangZSZ07/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/iscas/YangZSZ07
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/iscas/iscas2007.html#YangZSZ07
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISCAS.2007.378521
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/iscas
>
dc:
title
RLCSYN: RLC Equivalent Circuit Synthesis for Structure-Preserved Reduced-order Model of Interconnect.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document