Parallel and Pipelined VLSI Implementation of the New Radix-2 DIT FFT Algorithm.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ises/SamudralaQAK18
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ises/SamudralaQAK18
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Harsha_Keerthan_Samudrala
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mohammed_Zafar_Ali_Khan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shaik_A._Qadeer
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Syed_Azeemuddin
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FiSES.2018.00015
>
foaf:
homepage
<
https://doi.org/10.1109/iSES.2018.00015
>
dc:
identifier
DBLP conf/ises/SamudralaQAK18
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FiSES.2018.00015
(xsd:string)
dcterms:
issued
2018
(xsd:gYear)
rdfs:
label
Parallel and Pipelined VLSI Implementation of the New Radix-2 DIT FFT Algorithm.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Harsha_Keerthan_Samudrala
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mohammed_Zafar_Ali_Khan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shaik_A._Qadeer
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Syed_Azeemuddin
>
swrc:
pages
21-26
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ises/2018
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ises/SamudralaQAK18/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ises/SamudralaQAK18
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ises/ises2018.html#SamudralaQAK18
>
rdfs:
seeAlso
<
https://doi.org/10.1109/iSES.2018.00015
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ises
>
dc:
title
Parallel and Pipelined VLSI Implementation of the New Radix-2 DIT FFT Algorithm.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document