Design of 50 MHz PLL using indigenous SCL 180 nm CMOS Technology.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ises/ShekharQ21
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ises/ShekharQ21
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chandra_Shekhar_0006
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shafi_Qureshi
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FiSES52644.2021.00016
>
foaf:
homepage
<
https://doi.org/10.1109/iSES52644.2021.00016
>
dc:
identifier
DBLP conf/ises/ShekharQ21
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FiSES52644.2021.00016
(xsd:string)
dcterms:
issued
2021
(xsd:gYear)
rdfs:
label
Design of 50 MHz PLL using indigenous SCL 180 nm CMOS Technology.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chandra_Shekhar_0006
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shafi_Qureshi
>
swrc:
pages
12-17
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ises/2021
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ises/ShekharQ21/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ises/ShekharQ21
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ises/ises2021.html#ShekharQ21
>
rdfs:
seeAlso
<
https://doi.org/10.1109/iSES52644.2021.00016
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ises
>
dc:
title
Design of 50 MHz PLL using indigenous SCL 180 nm CMOS Technology.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document