An energy efficient TLB design methodology.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/islped/FanTHG05
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/islped/FanTHG05
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Dongrui_Fan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Guang_R._Gao
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hailin_Huang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhimin_Tang
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F1077603.1077688
>
foaf:
homepage
<
https://doi.org/10.1145/1077603.1077688
>
dc:
identifier
DBLP conf/islped/FanTHG05
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F1077603.1077688
(xsd:string)
dcterms:
issued
2005
(xsd:gYear)
rdfs:
label
An energy efficient TLB design methodology.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Dongrui_Fan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Guang_R._Gao
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hailin_Huang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhimin_Tang
>
swrc:
pages
351-356
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/islped/2005
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/islped/FanTHG05/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/islped/FanTHG05
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/islped/islped2005.html#FanTHG05
>
rdfs:
seeAlso
<
https://doi.org/10.1145/1077603.1077688
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/islped
>
dc:
subject
Godson-I, TLB, embedded processor design, energy efficient, low-power consumption, single-port RAM
(xsd:string)
dc:
title
An energy efficient TLB design methodology.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document