CNOT Gate Mappings to Clifford+T Circuits in IBM Architectures.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ismvl/AlmeidaDS19
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ismvl/AlmeidaDS19
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alexandre_Araujo_Amaral_de_Almeida
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alexandre_C._R._da_Silva
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gerhard_W._Dueck
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISMVL.2019.00010
>
foaf:
homepage
<
https://doi.org/10.1109/ISMVL.2019.00010
>
dc:
identifier
DBLP conf/ismvl/AlmeidaDS19
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISMVL.2019.00010
(xsd:string)
dcterms:
issued
2019
(xsd:gYear)
rdfs:
label
CNOT Gate Mappings to Clifford+T Circuits in IBM Architectures.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alexandre_Araujo_Amaral_de_Almeida
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alexandre_C._R._da_Silva
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gerhard_W._Dueck
>
swrc:
pages
7-12
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ismvl/2019
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ismvl/AlmeidaDS19/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ismvl/AlmeidaDS19
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ismvl/ismvl2019.html#AlmeidaDS19
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISMVL.2019.00010
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ismvl
>
dc:
title
CNOT Gate Mappings to Clifford+T Circuits in IBM Architectures.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document