On Designing of 4-Valued Memory with Double-Gate TFT.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ismvl/LeeCLW95
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ismvl/LeeCLW95
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chung-Len_Lee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Horng_Nan_Chern
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hui_Min_Wang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Min_Shung_Liao
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISMVL.1995.513530
>
foaf:
homepage
<
https://doi.org/10.1109/ISMVL.1995.513530
>
dc:
identifier
DBLP conf/ismvl/LeeCLW95
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISMVL.1995.513530
(xsd:string)
dcterms:
issued
1995
(xsd:gYear)
rdfs:
label
On Designing of 4-Valued Memory with Double-Gate TFT.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chung-Len_Lee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Horng_Nan_Chern
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hui_Min_Wang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Min_Shung_Liao
>
swrc:
pages
187-193
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ismvl/1995
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ismvl/LeeCLW95/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ismvl/LeeCLW95
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ismvl/ismvl1995.html#LeeCLW95
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISMVL.1995.513530
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ismvl
>
dc:
subject
thin film transistors; equivalent circuits; multivalued logic circuits; memory architecture; SPICE; CMOS memory circuits; SRAM chips; integrated circuit design; 4-valued memory; double-gate TFT; 4 valued memory cell; double gate thin film transistor; double gate TFT; equivalent circuit; HSPICE simulation; resistor load; CMOS load basic block circuit; memory cell circuits; multivalued logic; circuit design; SRAM cell circuit
(xsd:string)
dc:
title
On Designing of 4-Valued Memory with Double-Gate TFT.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document