SRAM Bit-line Boosting Circuit for Low Latency and Timing Aware Read Operation.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/isocc/LeeKP22
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/isocc/LeeKP22
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hyeyeong_Lee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jongsun_Park_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Joonhyung_Kim
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISOCC56007.2022.10031591
>
foaf:
homepage
<
https://doi.org/10.1109/ISOCC56007.2022.10031591
>
dc:
identifier
DBLP conf/isocc/LeeKP22
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISOCC56007.2022.10031591
(xsd:string)
dcterms:
issued
2022
(xsd:gYear)
rdfs:
label
SRAM Bit-line Boosting Circuit for Low Latency and Timing Aware Read Operation.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hyeyeong_Lee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jongsun_Park_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Joonhyung_Kim
>
swrc:
pages
5-6
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/isocc/2022
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/isocc/LeeKP22/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/isocc/LeeKP22
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/isocc/isocc2022.html#LeeKP22
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISOCC56007.2022.10031591
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/isocc
>
dc:
title
SRAM Bit-line Boosting Circuit for Low Latency and Timing Aware Read Operation.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document