[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/isocc/TingALRSHS20>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Anastacia_B._Alvarez>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Arriel_Ting>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Christopher_Santos>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/John_Richard_E._Hizon>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Marc_D._Rosales>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Maria_Patricia_Rouelli_Sabino-Santos>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Maria_Theresa_G._de_Leon>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FISOCC50952.2020.9333109>
foaf:homepage <https://doi.org/10.1109/ISOCC50952.2020.9333109>
dc:identifier DBLP conf/isocc/TingALRSHS20 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FISOCC50952.2020.9333109 (xsd:string)
dcterms:issued 2020 (xsd:gYear)
rdfs:label Designing a Class E Power Amplifier through Modeling in Verilog-A. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Anastacia_B._Alvarez>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Arriel_Ting>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Christopher_Santos>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/John_Richard_E._Hizon>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Marc_D._Rosales>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Maria_Patricia_Rouelli_Sabino-Santos>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Maria_Theresa_G._de_Leon>
swrc:pages 93-94 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/isocc/2020>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/isocc/TingALRSHS20/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/isocc/TingALRSHS20>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/isocc/isocc2020.html#TingALRSHS20>
rdfs:seeAlso <https://doi.org/10.1109/ISOCC50952.2020.9333109>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/isocc>
dc:title Designing a Class E Power Amplifier through Modeling in Verilog-A. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document