Disturb-free 5T loadless SRAM cell design with multi-vth transistors using 28 nm CMOS process.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/isocc/WangH16
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/isocc/WangH16
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chia-Lung_Hsieh
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chua-Chin_Wang
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISOCC.2016.7799754
>
foaf:
homepage
<
https://doi.org/10.1109/ISOCC.2016.7799754
>
dc:
identifier
DBLP conf/isocc/WangH16
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISOCC.2016.7799754
(xsd:string)
dcterms:
issued
2016
(xsd:gYear)
rdfs:
label
Disturb-free 5T loadless SRAM cell design with multi-vth transistors using 28 nm CMOS process.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chia-Lung_Hsieh
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chua-Chin_Wang
>
swrc:
pages
103-104
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/isocc/2016
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/isocc/WangH16/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/isocc/WangH16
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/isocc/isocc2016.html#WangH16
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISOCC.2016.7799754
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/isocc
>
dc:
title
Disturb-free 5T loadless SRAM cell design with multi-vth transistors using 28 nm CMOS process.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document