High Performance Implementations of the BST Method on Hybrid CPU-GPU Platforms.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ispa/BennerEQR12
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ispa/BennerEQR12
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alfredo_Rem%E2%88%9A%E2%89%A5n
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Enrique_S._Quintana-Ort%E2%88%9A%E2%89%A0
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Pablo_Ezzatti
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Peter_Benner
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISPA.2012.98
>
foaf:
homepage
<
https://doi.org/10.1109/ISPA.2012.98
>
dc:
identifier
DBLP conf/ispa/BennerEQR12
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISPA.2012.98
(xsd:string)
dcterms:
issued
2012
(xsd:gYear)
rdfs:
label
High Performance Implementations of the BST Method on Hybrid CPU-GPU Platforms.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alfredo_Rem%E2%88%9A%E2%89%A5n
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Enrique_S._Quintana-Ort%E2%88%9A%E2%89%A0
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Pablo_Ezzatti
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Peter_Benner
>
swrc:
pages
662-668
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ispa/2012
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ispa/BennerEQR12/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ispa/BennerEQR12
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ispa/ispa2012.html#BennerEQR12
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISPA.2012.98
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ispa
>
dc:
title
High Performance Implementations of the BST Method on Hybrid CPU-GPU Platforms.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document