Enforcing Dimension-Order Routing in On-Chip Torus Networks Without Virtual Channels.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ispa/MatsutaniKA06
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ispa/MatsutaniKA06
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hideharu_Amano
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hiroki_Matsutani
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Michihiro_Koibuchi
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1007%2F11946441%5F23
>
foaf:
homepage
<
https://doi.org/10.1007/11946441_23
>
dc:
identifier
DBLP conf/ispa/MatsutaniKA06
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1007%2F11946441%5F23
(xsd:string)
dcterms:
issued
2006
(xsd:gYear)
rdfs:
label
Enforcing Dimension-Order Routing in On-Chip Torus Networks Without Virtual Channels.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hideharu_Amano
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hiroki_Matsutani
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Michihiro_Koibuchi
>
swrc:
pages
207-218
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ispa/2006
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ispa/MatsutaniKA06/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ispa/MatsutaniKA06
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ispa/ispa2006.html#MatsutaniKA06
>
rdfs:
seeAlso
<
https://doi.org/10.1007/11946441_23
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ispa
>
dc:
title
Enforcing Dimension-Order Routing in On-Chip Torus Networks Without Virtual Channels.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document