An architecture design of SAD based template matching for fast queue counter in FPGA.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ispacs/AdionoAPDPS16
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ispacs/AdionoAPDPS16
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Amy_Hamidah_Salman
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mahendra_Drajat_Adhinata
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Novi_Prihatiningrum
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Rachmad_Vidya_Wicaksana_Putra
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ricky_Disastra
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Trio_Adiono
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISPACS.2016.7824708
>
foaf:
homepage
<
https://doi.org/10.1109/ISPACS.2016.7824708
>
dc:
identifier
DBLP conf/ispacs/AdionoAPDPS16
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISPACS.2016.7824708
(xsd:string)
dcterms:
issued
2016
(xsd:gYear)
rdfs:
label
An architecture design of SAD based template matching for fast queue counter in FPGA.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Amy_Hamidah_Salman
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mahendra_Drajat_Adhinata
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Novi_Prihatiningrum
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Rachmad_Vidya_Wicaksana_Putra
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ricky_Disastra
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Trio_Adiono
>
swrc:
pages
1-4
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ispacs/2016
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ispacs/AdionoAPDPS16/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ispacs/AdionoAPDPS16
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ispacs/ispacs2016.html#AdionoAPDPS16
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISPACS.2016.7824708
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ispacs
>
dc:
title
An architecture design of SAD based template matching for fast queue counter in FPGA.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document