A System for Efficiently Self-Reconstructing E-1¬Ĺ-Track Switch Torus Arrays.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ispan/HoritaT00
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ispan/HoritaT00
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Itsuo_Takanami
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tadayoshi_Horita
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISPAN.2000.900260
>
foaf:
homepage
<
https://doi.org/10.1109/ISPAN.2000.900260
>
dc:
identifier
DBLP conf/ispan/HoritaT00
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISPAN.2000.900260
(xsd:string)
dcterms:
issued
2000
(xsd:gYear)
rdfs:
label
A System for Efficiently Self-Reconstructing E-1¬Ĺ-Track Switch Torus Arrays.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Itsuo_Takanami
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tadayoshi_Horita
>
swrc:
pages
44-49
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ispan/2000
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ispan/HoritaT00/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ispan/HoritaT00
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ispan/ispan2000.html#HoritaT00
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISPAN.2000.900260
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ispan
>
dc:
subject
Massively parallel computer, Hierarchical interconnection, Interconnection networks, Wafer scale integration (WSI), 3D stacked implementation, Peak number of vertical links
(xsd:string)
dc:
title
A System for Efficiently Self-Reconstructing E-1¬Ĺ-Track Switch Torus Arrays.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document