The Architecture of OCMP and its Evaluation.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ispan/SaishoSIF97
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ispan/SaishoSIF97
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Akira_Fukuda
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Keizo_Saisho
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Keniti_Iwata
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Takeshi_Sano
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISPAN.1997.645057
>
foaf:
homepage
<
https://doi.org/10.1109/ISPAN.1997.645057
>
dc:
identifier
DBLP conf/ispan/SaishoSIF97
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISPAN.1997.645057
(xsd:string)
dcterms:
issued
1997
(xsd:gYear)
rdfs:
label
The Architecture of OCMP and its Evaluation.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Akira_Fukuda
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Keizo_Saisho
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Keniti_Iwata
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Takeshi_Sano
>
swrc:
pages
71-77
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ispan/1997
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ispan/SaishoSIF97/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ispan/SaishoSIF97
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ispan/ispan1997.html#SaishoSIF97
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISPAN.1997.645057
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ispan
>
dc:
subject
on chip multiprocessor, instruction level dispatch, fork-join type parallel processing, shared cache, private cache, evaluation using simulation
(xsd:string)
dc:
title
The Architecture of OCMP and its Evaluation.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document