[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/ispan/TakanamiH97>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Itsuo_Takanami>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Tadayoshi_Horita>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FISPAN.1997.645137>
foaf:homepage <https://doi.org/10.1109/ISPAN.1997.645137>
dc:identifier DBLP conf/ispan/TakanamiH97 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FISPAN.1997.645137 (xsd:string)
dcterms:issued 1997 (xsd:gYear)
rdfs:label A built-in self-reconfigurable scheme for 3D mesh arrays. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Itsuo_Takanami>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Tadayoshi_Horita>
swrc:pages 458-464 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/ispan/1997>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/ispan/TakanamiH97/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/ispan/TakanamiH97>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/ispan/ispan1997.html#TakanamiH97>
rdfs:seeAlso <https://doi.org/10.1109/ISPAN.1997.645137>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/ispan>
dc:subject reconfigurable architectures; fault tolerant 3D processor arrays; 3D mesh arrays; self-reconfigurable scheme; track switches; fault compensation; reconfiguration (xsd:string)
dc:title A built-in self-reconfigurable scheme for 3D mesh arrays. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document