Processor Performance Modeling using Symbolic Simulation.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ispass/AziziCPWH08
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ispass/AziziCPWH08
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Dinesh_Patil
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hong_Wang_0003
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jamison_D._Collins
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mark_Horowitz
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Omid_Azizi
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISPASS.2008.4510745
>
foaf:
homepage
<
https://doi.org/10.1109/ISPASS.2008.4510745
>
dc:
identifier
DBLP conf/ispass/AziziCPWH08
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISPASS.2008.4510745
(xsd:string)
dcterms:
issued
2008
(xsd:gYear)
rdfs:
label
Processor Performance Modeling using Symbolic Simulation.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Dinesh_Patil
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hong_Wang_0003
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jamison_D._Collins
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mark_Horowitz
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Omid_Azizi
>
swrc:
pages
127-138
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ispass/2008
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ispass/AziziCPWH08/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ispass/AziziCPWH08
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ispass/ispass2008.html#AziziCPWH08
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISPASS.2008.4510745
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ispass
>
dc:
title
Processor Performance Modeling using Symbolic Simulation.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document