Software-based Time Synchronization for Integrating Power Hardware in the Loop Emulation in IEEE1588 Power Profile Testbed.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ispcs/RinaldiBFFPS19
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ispcs/RinaldiBFFPS19
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alessandra_Flammini
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Emiliano_Sisinni
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Federico_Bonafini
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Marco_Pasetti
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Paolo_Ferrari
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Stefano_Rinaldi
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISPCS.2019.8886644
>
foaf:
homepage
<
https://doi.org/10.1109/ISPCS.2019.8886644
>
dc:
identifier
DBLP conf/ispcs/RinaldiBFFPS19
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISPCS.2019.8886644
(xsd:string)
dcterms:
issued
2019
(xsd:gYear)
rdfs:
label
Software-based Time Synchronization for Integrating Power Hardware in the Loop Emulation in IEEE1588 Power Profile Testbed.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alessandra_Flammini
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Emiliano_Sisinni
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Federico_Bonafini
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Marco_Pasetti
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Paolo_Ferrari
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Stefano_Rinaldi
>
swrc:
pages
1-6
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ispcs/2019
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ispcs/RinaldiBFFPS19/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ispcs/RinaldiBFFPS19
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ispcs/ispcs2019.html#RinaldiBFFPS19
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISPCS.2019.8886644
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ispcs
>
dc:
title
Software-based Time Synchronization for Integrating Power Hardware in the Loop Emulation in IEEE1588 Power Profile Testbed.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document