RC(L) interconnect sizing with second order considerations via posynomial programming.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ispd/LinP01
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ispd/LinP01
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Lawrence_T._Pileggi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tao_Lin
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F369691.369720
>
foaf:
homepage
<
https://doi.org/10.1145/369691.369720
>
dc:
identifier
DBLP conf/ispd/LinP01
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F369691.369720
(xsd:string)
dcterms:
issued
2001
(xsd:gYear)
rdfs:
label
RC(L) interconnect sizing with second order considerations via posynomial programming.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Lawrence_T._Pileggi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tao_Lin
>
swrc:
pages
16-21
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ispd/2001
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ispd/LinP01/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ispd/LinP01
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ispd/ispd2001.html#LinP01
>
rdfs:
seeAlso
<
https://doi.org/10.1145/369691.369720
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ispd
>
dc:
subject
RC trees, VLSI design automation, central moments, convex programming, interconnect optimization, posynomiality
(xsd:string)
dc:
title
RC(L) interconnect sizing with second order considerations via posynomial programming.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document