Interconnect power and delay optimization by dynamic programming in gridded design rules.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ispd/MoiseevKW10
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ispd/MoiseevKW10
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Avinoam_Kolodny
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Konstantin_Moiseev
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shmuel_Wimer
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F1735023.1735061
>
foaf:
homepage
<
https://doi.org/10.1145/1735023.1735061
>
dc:
identifier
DBLP conf/ispd/MoiseevKW10
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F1735023.1735061
(xsd:string)
dcterms:
issued
2010
(xsd:gYear)
rdfs:
label
Interconnect power and delay optimization by dynamic programming in gridded design rules.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Avinoam_Kolodny
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Konstantin_Moiseev
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shmuel_Wimer
>
swrc:
pages
153-160
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ispd/2010
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ispd/MoiseevKW10/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ispd/MoiseevKW10
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ispd/ispd2010.html#MoiseevKW10
>
rdfs:
seeAlso
<
https://doi.org/10.1145/1735023.1735061
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ispd
>
dc:
subject
dynamic programming, gridded design rules, interconnect optimization, interconnect sizing and spacing, power-delay optimization
(xsd:string)
dc:
title
Interconnect power and delay optimization by dynamic programming in gridded design rules.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document