[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/ispd/RafiqCYS02>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Faran_Rafiq>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Hannah_Honghua_Yang>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Malgorzata_Chrzanowska-Jeske>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Naveed_A._Sherwani>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1145%2F505388.505403>
foaf:homepage <https://doi.org/10.1145/505388.505403>
dc:identifier DBLP conf/ispd/RafiqCYS02 (xsd:string)
dc:identifier DOI doi.org%2F10.1145%2F505388.505403 (xsd:string)
dcterms:issued 2002 (xsd:gYear)
rdfs:label Integrated floorplanning with buffer/channel insertion for bus-based microprocessor designs. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Faran_Rafiq>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Hannah_Honghua_Yang>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Malgorzata_Chrzanowska-Jeske>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Naveed_A._Sherwani>
swrc:pages 56-61 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/ispd/2002>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/ispd/RafiqCYS02/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/ispd/RafiqCYS02>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/ispd/ispd2002.html#RafiqCYS02>
rdfs:seeAlso <https://doi.org/10.1145/505388.505403>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/ispd>
dc:subject floorplanning, interconnect estimation, routability (xsd:string)
dc:title Integrated floorplanning with buffer/channel insertion for bus-based microprocessor designs. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document