Parallel Cycle Based Logic Simulation Using Graphics Processing Units.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ispdc/SenABM10
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ispdc/SenABM10
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alper_Sen_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Baris_Aksanli
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Melih_Mert
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Murat_Bozkurt
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISPDC.2010.26
>
foaf:
homepage
<
https://doi.org/10.1109/ISPDC.2010.26
>
dc:
identifier
DBLP conf/ispdc/SenABM10
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISPDC.2010.26
(xsd:string)
dcterms:
issued
2010
(xsd:gYear)
rdfs:
label
Parallel Cycle Based Logic Simulation Using Graphics Processing Units.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alper_Sen_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Baris_Aksanli
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Melih_Mert
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Murat_Bozkurt
>
swrc:
pages
71-78
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ispdc/2010
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ispdc/SenABM10/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ispdc/SenABM10
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ispdc/ispdc2010.html#SenABM10
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISPDC.2010.26
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ispdc
>
dc:
subject
GPU, CUDA, design automation, verification
(xsd:string)
dc:
title
Parallel Cycle Based Logic Simulation Using Graphics Processing Units.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document