Leakage optimization using transistor-level dual threshold voltage cell library.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/isqed/NagarajanYQS09
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/isqed/NagarajanYQS09
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Barbara_G._Stamps
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chandra_S._Nagarajan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gang_Qu_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Lin_Yuan
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISQED.2009.4810270
>
foaf:
homepage
<
https://doi.org/10.1109/ISQED.2009.4810270
>
dc:
identifier
DBLP conf/isqed/NagarajanYQS09
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISQED.2009.4810270
(xsd:string)
dcterms:
issued
2009
(xsd:gYear)
rdfs:
label
Leakage optimization using transistor-level dual threshold voltage cell library.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Barbara_G._Stamps
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chandra_S._Nagarajan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gang_Qu_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Lin_Yuan
>
swrc:
pages
62-67
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/isqed/2009
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/isqed/NagarajanYQS09/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/isqed/NagarajanYQS09
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/isqed/isqed2009.html#NagarajanYQS09
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISQED.2009.4810270
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/isqed
>
dc:
title
Leakage optimization using transistor-level dual threshold voltage cell library.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document