A cost-effective 45nm 6T-SRAM reducing 50mV Vmin and 53% standby leakage with multi-Vt asymmetric halo MOS and write assist circuitry.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/isqed/NiiYFTIMM13
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/isqed/NiiYFTIMM13
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hidehiro_Fujiwara
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Koji_Nii
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Makoto_Yabuuchi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tetsuya_Matsumura
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yasumasa_Tsukamoto
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yoshio_Matsuda
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yuichiro_Ishii
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISQED.2013.6523648
>
foaf:
homepage
<
https://doi.org/10.1109/ISQED.2013.6523648
>
dc:
identifier
DBLP conf/isqed/NiiYFTIMM13
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISQED.2013.6523648
(xsd:string)
dcterms:
issued
2013
(xsd:gYear)
rdfs:
label
A cost-effective 45nm 6T-SRAM reducing 50mV Vmin and 53% standby leakage with multi-Vt asymmetric halo MOS and write assist circuitry.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hidehiro_Fujiwara
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Koji_Nii
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Makoto_Yabuuchi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tetsuya_Matsumura
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yasumasa_Tsukamoto
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yoshio_Matsuda
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yuichiro_Ishii
>
swrc:
pages
438-441
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/isqed/2013
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/isqed/NiiYFTIMM13/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/isqed/NiiYFTIMM13
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/isqed/isqed2013.html#NiiYFTIMM13
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISQED.2013.6523648
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/isqed
>
dc:
title
A cost-effective 45nm 6T-SRAM reducing 50mV Vmin and 53% standby leakage with multi-Vt asymmetric halo MOS and write assist circuitry.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document