A 112Gb/s PAM-4 Low-Power 9-Tap Sliding-Block DFE in a 7nm FinFET Wireline Receiver.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/isscc/BaileySNMKLC21
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/isscc/BaileySNMKLC21
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/David_Cassan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ehud_Nir
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Grigory_Marderfeld
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hossein_Shakiba
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/James_Bailey_0002
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Marc-Andre_LaCroix
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Peter_Krotnev
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISSCC42613.2021.9365853
>
foaf:
homepage
<
https://doi.org/10.1109/ISSCC42613.2021.9365853
>
dc:
identifier
DBLP conf/isscc/BaileySNMKLC21
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISSCC42613.2021.9365853
(xsd:string)
dcterms:
issued
2021
(xsd:gYear)
rdfs:
label
A 112Gb/s PAM-4 Low-Power 9-Tap Sliding-Block DFE in a 7nm FinFET Wireline Receiver.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/David_Cassan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ehud_Nir
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Grigory_Marderfeld
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hossein_Shakiba
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/James_Bailey_0002
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Marc-Andre_LaCroix
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Peter_Krotnev
>
swrc:
pages
140-142
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/isscc/2021
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/isscc/BaileySNMKLC21/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/isscc/BaileySNMKLC21
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/isscc/isscc2021.html#BaileySNMKLC21
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISSCC42613.2021.9365853
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/isscc
>
dc:
title
A 112Gb/s PAM-4 Low-Power 9-Tap Sliding-Block DFE in a 7nm FinFET Wireline Receiver.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document