Digital Leakage Compensation for a Low-Power and Low-Jitter 0.5-to-5GHz PLL in 10nm FinFET CMOS Technology.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/isscc/FanXZASM19
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/isscc/FanXZASM19
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Andrey_Mezhiba
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Bo_Xiang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Dan_Zhang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/James_S._Ayers
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kuan-Yueh_James_Shen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yongping_Fan
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISSCC.2019.8662526
>
foaf:
homepage
<
https://doi.org/10.1109/ISSCC.2019.8662526
>
dc:
identifier
DBLP conf/isscc/FanXZASM19
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISSCC.2019.8662526
(xsd:string)
dcterms:
issued
2019
(xsd:gYear)
rdfs:
label
Digital Leakage Compensation for a Low-Power and Low-Jitter 0.5-to-5GHz PLL in 10nm FinFET CMOS Technology.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Andrey_Mezhiba
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Bo_Xiang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Dan_Zhang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/James_S._Ayers
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kuan-Yueh_James_Shen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yongping_Fan
>
swrc:
pages
320-322
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/isscc/2019
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/isscc/FanXZASM19/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/isscc/FanXZASM19
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/isscc/isscc2019.html#FanXZASM19
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISSCC.2019.8662526
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/isscc
>
dc:
title
Digital Leakage Compensation for a Low-Power and Low-Jitter 0.5-to-5GHz PLL in 10nm FinFET CMOS Technology.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document