14.7 A 0.45V 0.72mW 2.4GHz Bias-Current-Free Fractional-N Hybrid PLL Using a Voltage-Mode Phase Interpolator in 28nm CMOS.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/isscc/FengJKLHZRW24
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/isscc/FengJKLHZRW24
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jiahao_Zhao
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Liqun_Feng
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Longhao_Kuang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Qianxian_Liao
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Su_Han
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Woogeun_Rhee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xuansheng_Ji
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhihua_Wang_0001
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISSCC49657.2024.10454404
>
foaf:
homepage
<
https://doi.org/10.1109/ISSCC49657.2024.10454404
>
dc:
identifier
DBLP conf/isscc/FengJKLHZRW24
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISSCC49657.2024.10454404
(xsd:string)
dcterms:
issued
2024
(xsd:gYear)
rdfs:
label
14.7 A 0.45V 0.72mW 2.4GHz Bias-Current-Free Fractional-N Hybrid PLL Using a Voltage-Mode Phase Interpolator in 28nm CMOS.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jiahao_Zhao
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Liqun_Feng
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Longhao_Kuang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Qianxian_Liao
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Su_Han
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Woogeun_Rhee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xuansheng_Ji
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhihua_Wang_0001
>
swrc:
pages
266-268
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/isscc/2024
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/isscc/FengJKLHZRW24/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/isscc/FengJKLHZRW24
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/isscc/isscc2024.html#FengJKLHZRW24
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISSCC49657.2024.10454404
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/isscc
>
dc:
title
14.7 A 0.45V 0.72mW 2.4GHz Bias-Current-Free Fractional-N Hybrid PLL Using a Voltage-Mode Phase Interpolator in 28nm CMOS.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document