33.3 Via-Switch FPGA: 65nm CMOS Implementation and Architecture Extension for Al Applications.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/isscc/HashimotoBBTSYD20
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/isscc/HashimotoBBTSYD20
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hidetoshi_Onodera
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hiroyuki_Ochi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jaehoon_Yu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kazutoshi_Wakabayashi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Masanori_Hashimoto
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Munehiro_Tada
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Naoki_Banno
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ryutaro_Doi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tadahiko_Sugibayashi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Takashi_Imagawa
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Toshitsugu_Sakamoto
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xu_Bai
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yukio_Mitsuyama
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yusuke_Araki
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISSCC19947.2020.9062908
>
foaf:
homepage
<
https://doi.org/10.1109/ISSCC19947.2020.9062908
>
dc:
identifier
DBLP conf/isscc/HashimotoBBTSYD20
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISSCC19947.2020.9062908
(xsd:string)
dcterms:
issued
2020
(xsd:gYear)
rdfs:
label
33.3 Via-Switch FPGA: 65nm CMOS Implementation and Architecture Extension for Al Applications.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hidetoshi_Onodera
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hiroyuki_Ochi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jaehoon_Yu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kazutoshi_Wakabayashi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Masanori_Hashimoto
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Munehiro_Tada
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Naoki_Banno
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ryutaro_Doi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tadahiko_Sugibayashi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Takashi_Imagawa
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Toshitsugu_Sakamoto
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xu_Bai
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yukio_Mitsuyama
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yusuke_Araki
>
swrc:
pages
502-504
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/isscc/2020
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/isscc/HashimotoBBTSYD20/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/isscc/HashimotoBBTSYD20
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/isscc/isscc2020.html#HashimotoBBTSYD20
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISSCC19947.2020.9062908
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/isscc
>
dc:
title
33.3 Via-Switch FPGA: 65nm CMOS Implementation and Architecture Extension for Al Applications.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document