Fully Automated Hardware-Driven Clock-Gating Architecture with Complete Clock Coverage for 5nm Exynos Mobile SoC.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/isscc/LeeJCK22
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/isscc/LeeJCK22
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ahchan_Kim
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hoyeon_Jeon
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jae-Gon_Lee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Younsik_Choi
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISSCC42614.2022.9731111
>
foaf:
homepage
<
https://doi.org/10.1109/ISSCC42614.2022.9731111
>
dc:
identifier
DBLP conf/isscc/LeeJCK22
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISSCC42614.2022.9731111
(xsd:string)
dcterms:
issued
2022
(xsd:gYear)
rdfs:
label
Fully Automated Hardware-Driven Clock-Gating Architecture with Complete Clock Coverage for 5nm Exynos Mobile SoC.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ahchan_Kim
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hoyeon_Jeon
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jae-Gon_Lee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Younsik_Choi
>
swrc:
pages
216-218
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/isscc/2022
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/isscc/LeeJCK22/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/isscc/LeeJCK22
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/isscc/isscc2022.html#LeeJCK22
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISSCC42614.2022.9731111
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/isscc
>
dc:
title
Fully Automated Hardware-Driven Clock-Gating Architecture with Complete Clock Coverage for 5nm Exynos Mobile SoC.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document