3.4 A 10nm FinFET 2.8GHz tri-gear deca-core CPU complex with optimized power-delivery network for mobile SoC performance.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/isscc/MairWWKTGLSGLTL17
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/isscc/MairWWKTGLSGLTL17
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Achuta_Thippana
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alice_Wang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Anatoly_Gelman
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/C._H._Wang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Cheng-Yuh_Wu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Daniel_Dia
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/David_Yen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ericbill_Wang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Girishankar_Gurumurthy
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gordon_Gammie
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gordon_Lin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hugh_Mair
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hung-Wei_Wang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jengding_Wu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jin_Son
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kent_Li
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Manzur_Rahman
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mark_Peng
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ping_Kao
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ray_Tzeng
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Rolf_Lagerquist
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sumanth_Gururajarao
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Taner_Dosluoglu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tony_Hsieh
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ue_Fu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Uming_Ko
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/W._X._Lin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Wuan_Kuo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yi-Chang_Zhuang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yuwen_Tsai
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISSCC.2017.7870258
>
foaf:
homepage
<
https://doi.org/10.1109/ISSCC.2017.7870258
>
dc:
identifier
DBLP conf/isscc/MairWWKTGLSGLTL17
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISSCC.2017.7870258
(xsd:string)
dcterms:
issued
2017
(xsd:gYear)
rdfs:
label
3.4 A 10nm FinFET 2.8GHz tri-gear deca-core CPU complex with optimized power-delivery network for mobile SoC performance.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Achuta_Thippana
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alice_Wang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Anatoly_Gelman
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/C._H._Wang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Cheng-Yuh_Wu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Daniel_Dia
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/David_Yen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ericbill_Wang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Girishankar_Gurumurthy
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gordon_Gammie
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gordon_Lin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hugh_Mair
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hung-Wei_Wang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jengding_Wu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jin_Son
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kent_Li
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Manzur_Rahman
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mark_Peng
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ping_Kao
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ray_Tzeng
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Rolf_Lagerquist
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sumanth_Gururajarao
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Taner_Dosluoglu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tony_Hsieh
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ue_Fu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Uming_Ko
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/W._X._Lin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Wuan_Kuo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yi-Chang_Zhuang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yuwen_Tsai
>
swrc:
pages
56-57
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/isscc/2017
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/isscc/MairWWKTGLSGLTL17/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/isscc/MairWWKTGLSGLTL17
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/isscc/isscc2017.html#MairWWKTGLSGLTL17
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISSCC.2017.7870258
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/isscc
>
dc:
title
3.4 A 10nm FinFET 2.8GHz tri-gear deca-core CPU complex with optimized power-delivery network for mobile SoC performance.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document