A 5nm 3.4GHz Tri-Gear ARMv9 CPU Subsystem in a Fully Integrated 5G Flagship Mobile SoC.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/isscc/NayakCMLCRGMJCW22
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/isscc/NayakCMLCRGMJCW22
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Achuta_Thippana
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Anand_Rajagopalan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ashish_Nayak
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Bala_Meera
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Barry_Chen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/C._J._Chung
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chao-Yang_Yeh
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Cheng-Yuh_Wu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Curtis_Lin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ericbill_Wang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gordon_Gammie
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/HsinChen_Chen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hugh_Mair
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jenny_Wiedemeier
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jiun_Lin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kelvin_Yang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Madhur_Jagota
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Maverick_Lin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ramu_Madhavaram
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ray_Tzeng
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Rolf_Lagerquist
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ryan_ChangChien
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shih-Arn_Hwang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tao_Chen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Vincent_Lin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Y._S._Chen
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISSCC42614.2022.9731604
>
foaf:
homepage
<
https://doi.org/10.1109/ISSCC42614.2022.9731604
>
dc:
identifier
DBLP conf/isscc/NayakCMLCRGMJCW22
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISSCC42614.2022.9731604
(xsd:string)
dcterms:
issued
2022
(xsd:gYear)
rdfs:
label
A 5nm 3.4GHz Tri-Gear ARMv9 CPU Subsystem in a Fully Integrated 5G Flagship Mobile SoC.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Achuta_Thippana
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Anand_Rajagopalan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ashish_Nayak
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Bala_Meera
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Barry_Chen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/C._J._Chung
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chao-Yang_Yeh
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Cheng-Yuh_Wu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Curtis_Lin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ericbill_Wang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gordon_Gammie
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/HsinChen_Chen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hugh_Mair
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jenny_Wiedemeier
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jiun_Lin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kelvin_Yang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Madhur_Jagota
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Maverick_Lin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ramu_Madhavaram
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ray_Tzeng
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Rolf_Lagerquist
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ryan_ChangChien
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shih-Arn_Hwang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tao_Chen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Vincent_Lin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Y._S._Chen
>
swrc:
pages
50-52
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/isscc/2022
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/isscc/NayakCMLCRGMJCW22/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/isscc/NayakCMLCRGMJCW22
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/isscc/isscc2022.html#NayakCMLCRGMJCW22
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISSCC42614.2022.9731604
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/isscc
>
dc:
title
A 5nm 3.4GHz Tri-Gear ARMv9 CPU Subsystem in a Fully Integrated 5G Flagship Mobile SoC.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document