3.6 A 10Gb/s hybrid ADC-based receiver with embedded 3-tap analog FFE and dynamically-enabled digital equalization in 65nm CMOS.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/isscc/ShafikTCLHP15
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/isscc/ShafikTCLHP15
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ayman_Shafik
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ehsan_Zhian_Tabasy
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Keytaek_Lee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Samuel_Palermo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sebastian_Hoyos
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shengchang_Cai
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISSCC.2015.7062926
>
foaf:
homepage
<
https://doi.org/10.1109/ISSCC.2015.7062926
>
dc:
identifier
DBLP conf/isscc/ShafikTCLHP15
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISSCC.2015.7062926
(xsd:string)
dcterms:
issued
2015
(xsd:gYear)
rdfs:
label
3.6 A 10Gb/s hybrid ADC-based receiver with embedded 3-tap analog FFE and dynamically-enabled digital equalization in 65nm CMOS.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ayman_Shafik
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ehsan_Zhian_Tabasy
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Keytaek_Lee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Samuel_Palermo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sebastian_Hoyos
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shengchang_Cai
>
swrc:
pages
1-3
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/isscc/2015
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/isscc/ShafikTCLHP15/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/isscc/ShafikTCLHP15
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/isscc/isscc2015.html#ShafikTCLHP15
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISSCC.2015.7062926
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/isscc
>
dc:
title
3.6 A 10Gb/s hybrid ADC-based receiver with embedded 3-tap analog FFE and dynamically-enabled digital equalization in 65nm CMOS.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document