15.5 A 28nm 64Kb 6T SRAM Computing-in-Memory Macro with 8b MAC Operation for AI Edge Chips.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/isscc/SiTHSLWLWLCZSWL20
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/isscc/SiTHSLWLWLCZSWL20
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chih-Cheng_Hsieh
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chung-Chuan_Lo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jian-Wei_Su
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jing-Hong_Wang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kea-Tiong_Tang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Meng-Fan_Chang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Nan-Chun_Lien
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Pei-Jung_Lu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Qiang_Li_0021
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ren-Shuo_Liu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ruhui_Liu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ssu-Yen_Wu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Syuan-Hao_Sie
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ta-Wei_Liu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tai-Hsing_Wen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tzu-Hsiang_Hsu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Wei-Chen_Wei
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Wei-Chiang_Shih
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Wei-Hsing_Huang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/William_Shih
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xin_Si
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yajuan_He
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yen-Chi_Chou
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yen-Kai_Chen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yun-Chen_Lo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yung-Ning_Tu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhixiao_Zhang
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISSCC19947.2020.9062995
>
foaf:
homepage
<
https://doi.org/10.1109/ISSCC19947.2020.9062995
>
dc:
identifier
DBLP conf/isscc/SiTHSLWLWLCZSWL20
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISSCC19947.2020.9062995
(xsd:string)
dcterms:
issued
2020
(xsd:gYear)
rdfs:
label
15.5 A 28nm 64Kb 6T SRAM Computing-in-Memory Macro with 8b MAC Operation for AI Edge Chips.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chih-Cheng_Hsieh
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chung-Chuan_Lo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jian-Wei_Su
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jing-Hong_Wang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kea-Tiong_Tang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Meng-Fan_Chang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Nan-Chun_Lien
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Pei-Jung_Lu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Qiang_Li_0021
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ren-Shuo_Liu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ruhui_Liu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ssu-Yen_Wu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Syuan-Hao_Sie
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ta-Wei_Liu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tai-Hsing_Wen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tzu-Hsiang_Hsu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Wei-Chen_Wei
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Wei-Chiang_Shih
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Wei-Hsing_Huang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/William_Shih
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xin_Si
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yajuan_He
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yen-Chi_Chou
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yen-Kai_Chen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yun-Chen_Lo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yung-Ning_Tu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhixiao_Zhang
>
swrc:
pages
246-248
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/isscc/2020
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/isscc/SiTHSLWLWLCZSWL20/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/isscc/SiTHSLWLWLCZSWL20
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/isscc/isscc2020.html#SiTHSLWLWLCZSWL20
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISSCC19947.2020.9062995
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/isscc
>
dc:
title
15.5 A 28nm 64Kb 6T SRAM Computing-in-Memory Macro with 8b MAC Operation for AI Edge Chips.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document