[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/isscc/SunKRPLJS18>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Fahim_ur_Rahman>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Naveen_John>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Sung_Kim>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Venkata_Rajesh_Pamula_0001>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Visvesh_S._Sathe_0001>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Xi_Li>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Xun_Sun>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FISSCC.2018.8310304>
foaf:homepage <https://doi.org/10.1109/ISSCC.2018.8310304>
dc:identifier DBLP conf/isscc/SunKRPLJS18 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FISSCC.2018.8310304 (xsd:string)
dcterms:issued 2018 (xsd:gYear)
rdfs:label A combined all-digital PLL-buck slack regulation system with autonomous CCM/DCM transition control and 82% average voltage-margin reduction in a 0.6-to-1.0V cortex-M0 processor. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Fahim_ur_Rahman>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Naveen_John>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Sung_Kim>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Venkata_Rajesh_Pamula_0001>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Visvesh_S._Sathe_0001>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Xi_Li>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Xun_Sun>
swrc:pages 302-304 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/isscc/2018>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/isscc/SunKRPLJS18/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/isscc/SunKRPLJS18>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/isscc/isscc2018.html#SunKRPLJS18>
rdfs:seeAlso <https://doi.org/10.1109/ISSCC.2018.8310304>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/isscc>
dc:title A combined all-digital PLL-buck slack regulation system with autonomous CCM/DCM transition control and 82% average voltage-margin reduction in a 0.6-to-1.0V cortex-M0 processor. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document