FastICA architecture utilizing FPGA and iterative symmetric orthogonalization for multivariate signals.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/isspit/TahaTA15
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/isspit/TahaTA15
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Al_Laith_Taha
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Esam_Abdel-Raheem
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Luay_Yassin_Taha
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISSPIT.2015.7394343
>
foaf:
homepage
<
https://doi.org/10.1109/ISSPIT.2015.7394343
>
dc:
identifier
DBLP conf/isspit/TahaTA15
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISSPIT.2015.7394343
(xsd:string)
dcterms:
issued
2015
(xsd:gYear)
rdfs:
label
FastICA architecture utilizing FPGA and iterative symmetric orthogonalization for multivariate signals.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Al_Laith_Taha
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Esam_Abdel-Raheem
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Luay_Yassin_Taha
>
swrc:
pages
279-284
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/isspit/2015
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/isspit/TahaTA15/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/isspit/TahaTA15
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/isspit/isspit2015.html#TahaTA15
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISSPIT.2015.7394343
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/isspit
>
dc:
title
FastICA architecture utilizing FPGA and iterative symmetric orthogonalization for multivariate signals.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document