Modeling Assembly Instruction Timing in Superscalar Architectures.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/isss/FornaciariTBSSB02
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/isss/FornaciariTBSSB02
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Carlo_Brandolese
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Donatella_Sciuto
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fabio_Salice
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Giovanni_Beltrame
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Vito_Trianni
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/William_Fornaciari
>
foaf:
homepage
<
http://dx.doi.org/doi.ieeecomputersociety.org%2F10.1109%2FISSS.2002.1227165
>
foaf:
homepage
<
https://doi.ieeecomputersociety.org/10.1109/ISSS.2002.1227165
>
dc:
identifier
DBLP conf/isss/FornaciariTBSSB02
(xsd:string)
dc:
identifier
DOI doi.ieeecomputersociety.org%2F10.1109%2FISSS.2002.1227165
(xsd:string)
dcterms:
issued
2002
(xsd:gYear)
rdfs:
label
Modeling Assembly Instruction Timing in Superscalar Architectures.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Carlo_Brandolese
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Donatella_Sciuto
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fabio_Salice
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Giovanni_Beltrame
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Vito_Trianni
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/William_Fornaciari
>
swrc:
pages
132-137
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/isss/2002
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/isss/FornaciariTBSSB02/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/isss/FornaciariTBSSB02
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/isss/isss2002.html#FornaciariTBSSB02
>
rdfs:
seeAlso
<
https://doi.ieeecomputersociety.org/10.1109/ISSS.2002.1227165
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/isss
>
dc:
subject
assembly-level analysis, performance estimation, superscalar architectures
(xsd:string)
dc:
title
Modeling Assembly Instruction Timing in Superscalar Architectures.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document