dc:subject
|
HLS benchmarks, RT level components, RTL datapaths, behavioral description, buses, data flow graphs, delays, design space exploration, estimation technique, granularity, hardware description languages, high level synthesis, high-level synthesis, layout area, registers, system buses, timing, timing model
(xsd:string)
|